eggy/eifueo
1
1
Fork 1
Code Issues 2 Pull Requests Releases Wiki Activity

ece124: add muxes

Browse Source
This commit is contained in:
eggy 2023-01-31 20:38:46 -05:00
parent 9d7153d904
commit 0b3e182b6d
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
docs/1b/ece124.md
View File

@ -284,6 +284,15 @@ Each 1 square is effectively a minterm, and finding the least number of rectangl
A K-map for five variables can be expressed in two maps for four variables — one with the fifth variable set to zero, and the other set to 1.
### Multiplexers
An $n$-input mux has $\lceil\log_2 n\rceil$ **select inputs** all in the same mux.
!!! example
A 4-1 multiplexer. $f=s_0's_1A+s_0's_1B+s_0s_1'C+s_0s_1D$
<img src="https://upload.wikimedia.org/wikipedia/commons/7/75/Multiplexer_4-to-1.svg" width=300>(Source: Wikimedia Commons)</img>
## VHDL
VHDL is a hardware schematic language.
@ -307,3 +316,4 @@ architecture LogicFunc of two_one_mux is
In this case, the inputs are `a0, s, a1` that lead to an output `y`. All input/output is of type `bit` (a boolean).
The **architecture** defines how inputs translate to outputs via functions. These all run **concurrently**.